Verilog Explained