Verilog meets Python