Verilog Compiler & Simulator

Write, compile, and simulate Verilog code directly in your browser. No installation required.

Verilog Code Editor

// Simple AND Gate Example module and_gate( input a, input b, output y ); assign y = a & b; endmodule // Testbench for AND Gate module tb_and_gate; reg a, b; wire y; // Instantiate the AND gate and_gate uut (.a(a), .b(b), .y(y)); initial begin // Initialize inputs a = 0; b = 0; // Apply test cases #10 a = 0; b = 0; #10 a = 0; b = 1; #10 a = 1; b = 0; #10 a = 1; b = 1; #10 $finish; end // Monitor output initial begin $monitor("Time=%0t a=%b b=%b y=%b", $time, a, b, y); end endmodule

Load Example: AND Gate Full Adder D Flip-Flop 4-bit Counter Finite State Machine

Simulation Output

// Output will appear here after compilation

// Click "Compile & Run" to start simulation

Waveform Display

clk

a

b

y

Browser-Based

No installation required. Everything runs directly in your browser using JavaScript simulation.

Safe & Secure

Your code never leaves your computer. All processing happens locally for maximum privacy.

Learning Tool

Perfect for students and beginners to learn Verilog syntax and digital design concepts.

Real-time Simulation

See waveform outputs and simulation results immediately after compiling your code.

Verilog Code Examples

AND Gate

Basic logic gate implementation with testbench. Learn fundamental Verilog syntax.

Full Adder

Combinational circuit that adds three bits. Demonstrates module instantiation.

D Flip-Flop

Sequential logic element with clock input. Shows always blocks and edge detection.

4-bit Counter

Sequential circuit that counts clock pulses. Demonstrates state machines in Verilog.

State Machine

Finite state machine implementation. Shows parameter usage and state transitions.

Verilog Compiler & Simulator © 2023 | Educational Tool for Digital Design

Note: This is a simulation environment and may not support all Verilog constructs.

×

Verilog Compiler Help

Learn how to use this online Verilog simulation tool

Getting Started

This tool allows you to write, compile, and simulate Verilog code directly in your browser. Follow these steps:

1. Write your Verilog code in the editor (or select an example)
2. Click "Compile & Run" to check syntax and simulate
3. View the output in the console and waveform display
4. Use examples to learn different Verilog constructs

Supported Verilog Features

The simulator supports these common Verilog constructs:

Data Types
wire, reg, integer

Operators
&, |, ^, ~, +, -

Assignments
assign, always blocks

Control
if-else, case

Limitations

This is a simplified educational tool with these limitations:

• No support for complex system tasks ($display works)
• Limited to basic data types and operators
• No synthesis or actual hardware generation
• Waveform display is simplified for demonstration